

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

OR

- 6 a. What are the output for the following instructions:
 - (i) Y = 1X; X = 4'b1010
 - (ii) $Y = X \ll 1$; X = 4'b0101
 - (iii) $Y = \{B, C, 2'b11\}; B = 4'b0010, C = 4'b1101$
 - (iv) $Y = \{4\{A\}, 3\{B\}\}; A = 1'b1, B = 2'b01$
 - (v) Y = A + B; A = 4'b1010, B = 4'b1110
 - b. Write the truth table for all Bitwise operator.
 - c. Develop a gate level verilog code for 4-bit ripple carry adder from 1-bit full adder. What is the out if A = 0110 B = 1110 and $C_{in} = 0$ at t = 0 (10 Marks)

<u>Module-4</u>

7 a. Explain how the initial and always statements are declared and used in verilog code.

b. Explain Non blocking statement. Mention one application example.(10 Marks)(10 Marks)

OR

8 a. With an example and formal syntax definition. Explain conditional 'if' 'else' statements.

- b. Design a 4:2 priority encoder with i₃, i₂, i₁ and i₀ as inputs and y₁ y₀ are outputs. If i₃ is 1 output shall be 11, i₂ is 1 output shall be 10, i₁ is 1 output shall be 01 and i₀ is 1 output shall be 00; by default let output be 00
 (05 Marks)
- c. Explain the following loops with example: (i) FOR LOOP (ii) FOREVER LOOP (iii) WHILE LOOP (10 Marks)

Module-5

- 9 a. Write a VHDL code to implement 4-bit equality comparator using Behavioral description.
 - b. Explain the integer type, physical type and array data types in VHDL.(04 Marks)
(06 Marks)
 - c. With a neat tool flow diagram, explain design tool flow.

OR

10 a. Explain the following modes of ports :

(i) IN
(ii) OUT
(iii) BUFFER
(iv) INPUT.

(08 Marks)
b. Explain what are signals and constants. How are they declared and used in VHDL code?

(05 Marks)

c. Write a short note on Attributes in VHDL.

(05 Marks) (05 Marks)

(05 Marks)

(10 Marks)

(07 Marks)